

Robert Greene Sterne Edward J. Kessler Jorge A. Goldstein David K.S. Cornwell Robert W. Esmod Tracy-Gene G. Durkin Michael B. Ray Robert E. Sokohl Eric K. Steffe Michael Q. Lee Steven R. Ludwig John M. Covert Linda E. Alcom Robert C. Millonig Donald J. Featherstone Lawrence B. Bugaisky Michael V. Messinger Judith U. Kim Timothy J. Shea, Jr. Patrick E. Garrett Heidi L. Kraus Edward W. Yee Albert L. Ferro* Donald R. Banowit Peter A. Jackman Teresa U. Medler Jeffrey S. Weaver Kendrick P. Patterson Vincent L. Capuano Eldora Ellison Floyd Thomas C. Fiala Brian J. Del Buono Virgil Lee Beaston Kimberly N. Reddick Theodore A. Wood Elizabeth J. Haanes Joseph S. Ostroff Frank R. Cottingham Christine M. Lhulier Rea Lynn Prengaman Jane Shershenovich* George S. Bardmesser Daniel A. Klein* Jason D. Eisenberg Michael D. Specht Andrea J. Kamage Tracy L. Muller* LuAnne M. DeSantis John J. Figueroa Ann E. Summerfield Tiera S. Coston Aric W. Ledford* Jessica L. Parezo Timothy A. Doyle*
Gaby L. Longsworth*
Nicole D. Dretar*
Ted J. Ebersole
Jyoti C. Iyer*
Registered Patent AgentsKaren R. Markowicz
Nancy J. Leith
Helene C. Carlson
Matthew J. Dowd
Aaron L. Schwartz
Katrina Y. Pei Quach
Bryan L. Skelton
Robert A. Schwartzman

Teresa A. Colella Jeffrey S. Lundgren Victoria S. Rutherford Eric D. Hayes Michelle K. Holoubek Robert H. DeSelms Simon J. Elliott Julie A. Heider Mita Mukherjee Scott M. Woodhouse

Of Counsel Kenneth C. Bass III Evan R. Smith Marvin C. Guthrie

*Admitted only in Maryland * Admitted only in Virginia • Practice Limited to Federal Agencies

April 20, 2004

WRITER'S DIRECT NUMBER: (202) 772-8629 INTERNET ADDRESS: DONF@SKGF.COM

Art Unit 2811

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Re:

U.S. Utility Patent Application

Application No. 10/697,286; Filed: October 31, 2003

For: Memory Cell for Modification of Default Register Values in an

Integrated Circuit Chip

Inventors:

Catalasan et al.

Our Ref:

1875.4360004

Sir:

Transmitted herewith for appropriate action are the following documents:

- 1. Information Disclosure Statement;
- 2. Form PTO-1449 listing the cited documents (1 page);
- 3. Copies of the three (3) cited documents; and
- 4. Return postcard.

It is respectfully requested that the attached postcard be stamped with the date of filing of these documents, and that it be returned to our courier. In the event that extensions of time are necessary to prevent abandonment of this patent application, then such extensions of time are hereby petitioned.

Commissioner for Patents April 20, 2004 Page 2

The U.S. Patent and Trademark Office is hereby authorized to charge any fee deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

Donald J. Featherstone Attorney for Applicants Registration No. 33,876

DJF/lvt 254265_1.DOC



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

CATALASAN et al.

Appl. No.: 10/697,286

Filed: October 31, 2003

For: Memory Cell for Modification of Default Register Values in an Integrated Circuit Chip Confirmation No.: 8428

Art Unit: 2811

Examiner: To Be Assigned

Atty. Docket: 1875.4360004

Information Disclosure Statement

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

Listed on accompanying Form PTO-1449 are documents that may be considered material to the examination of this application, in compliance with the duty of disclosure requirements of 37 C.F.R. §§ 1.56, 1.97 and 1.98.

Applicants have listed publication dates on the attached PTO-1449 based on information presently available to the undersigned. However, the listed publication dates should not be construed as an admission that the information was actually published on the date indicated.

Applicants reserve the right to establish the patentability of the claimed invention over any of the information provided herewith, and/or to prove that this information may not be prior art, and/or to prove that this information may not be enabling for the teachings purportedly offered.

This statement should not be construed as a representation that a search has been made, or that information more material to the examination of the present patent

application does not exist. The Examiner is specifically requested not to rely solely on the material submitted herewith.

Applicants have checked the appropriate boxes below.

- 1. Statement under 37 C.F.R. 1.704(d). Each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart application and this communication was not received by any individual designated in 37 C.F.R. § 1.56(c) more than thirty days prior to the filing of this information disclosure statement.
- 3. Filing under 37 C.F.R. § 1.97(c). This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a Final Rejection, or Notice of Allowance, or an action that otherwise closes prosecution in the application.
 - ☐ a. Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of information contained in this Information Disclosure Statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1).

b. Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2). c. Attached is our PTO-2038 Credit Card Payment Form in the amount of \$_____ in payment of the fee under 37 C.F.R. § 1.17(p). 4. Filing under 37 C.F.R. § 1.97(d) This Information Disclosure Statement is being filed more than three months after the U.S. filing date and after the mailing date of a Final Rejection or Notice of Allowance, but before payment of the Issue Fee. Enclosed find our PTO-2038 Credit Card Payment Form in the amount of \$ in payment of the fee under 37 C.F.R. § 1.17(p); in addition: a. Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1). b. Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign

application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2).

<u></u> 5.	The document(s) was/were cited in a search report by a foreign patent office in a
	counterpart foreign application. Submission of an English language version of
	the search report that indicates the degree of relevance found by the foreign office
	is provided in satisfaction of the requirement for a concise explanation of
	relevance. 1138 OG 37, 38.
☐ 6.	A concise explanation of the relevance of the non-English language document(s) appears below:
⊠ 7.	Copies of documents AR1, AS1, and AT1 are submitted herewith.
□ 8.	Copies of the documents were cited by or submitted to the Office in an IDS that
	complies with 37 C.F.R. § 1.98(a)-(c) in Application No, filed
	, which is relied upon for an earlier filing date under 35 U.S.C.
	§ 120. Thus, copies of these documents are not attached. 37 C.F.R. § 1.98(d).
2 9.	No copies of U.S. patents and patent application publications cited on the
	attached Form PTO-1449 are submitted in accordance with 1276 OG 55 because
	this application was filed after June 30, 2003.
<u> </u>	. It is expected that the examiner will review the prosecution and cited art in the
	parent application no in accordance with MPEP 2001.06(b), and

indicate in the next communication from the office that the art cited in the earlier prosecution history has been reviewed in connection with the present application.

It is respectfully requested that the Examiner initial and return a copy of the enclosed PTO-1449, and indicate in the official file wrapper of this patent application that the documents have been considered.

The U.S. Patent and Trademark Office is hereby authorized to charge any fee deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

Donald Y. Featherstone Attorney for Applicants Registration No. 33,876

Date

1100 New York Avenue, N.W. Washington, D.C. 20005-3934 (202) 371-2600

253321_1.DOC

ATTY, DOCKET NO. APPLICATION NO. 10/997/286 10/99										Page 1 of 1		
NIVENITORS STATEMENT STATE STA								APPLICATION NO.				
EXAMINER AR DOCUMENT NUMBER AR U.S. PATENT DOCUMENTS TOCUMENTS NAME CLASS SUB-CLASS FILING DATE COUNTRY CLASS SUB-CLASS TRANSLATION TO SUB-CLASS SUB-CLASS TRANSLATION TO SUB-CLASS SUB-CLASS TRANSLATION TO SUB-CLASS TRANSLATI	FORM PTO-1449											
U.S. PATENT DOCUMENTS NAME	INFORM	ATION I	DISCLOSURE STATEM	ENT				ADT	IAUT			
EXAMINER AD DOCUMENT NUMBER DATE NAME CLASS SUB-CLASS FILING DATE NAME CLASS SUB-CLASS FILING DATE NAME CLASS SUB-CLASS FILING DATE NAME CLASS SUB-CLASS FILING DATE NAME CLASS SUB-CLASS FILING DATE AC DOCUMENT NUMBER AC DATE AC DA									UNII			
NATION DOCUMENT NUMBER DATE NAME CLASS SUB-CLASS FLING DATE NAME CLASS SUB-CLASS FLING DATE DATE SUB-CLASS FLING DATE DATE DATE DATE DATE DATE DATE DATE		, -		U.S. PA	TENT	DOCUMENTS						
ABI 5,644,144 0771997 Ray AC 071997		_	DOCUMENT NUMBER	DATE	NA	ME	c	LASS	SUB-CLASS	FILING DATE		
AC AD AE AF AG AH AI AJ AK FOREIGN PATENT DOCUMENTS EXAMINER INITIAL AL AM AN AN AN AN AN AN AN AN AN	OIPE	AA1	5,590,069	12/1996	Le	vin						
AD AE AF AG AH AI AI AI AI AI AK FOREIGN PATENT DOCUMENTS EXAMINER INITIAL AL AM AN AN AN AN AN AN AN AN AN	CITT	AB1	5,644,144	07/1997	Ra	Ray						
AE AF AG AH AI AJ AK FOREIGN PATENT DOCUMENTS EXAMINER INTIAL AL DOCUMENT NUMBER DATE COUNTRY CLASS SUB-CLASS TRANSLATION TRANSLATION TRANSLATION TRANSLATION TRANSLATION AN AN AN AN AN AN AN AN AN	PR 2 U 2004	AC										
AF AG AH AI AJ AK FOREIGN PATENT DOCUMENTS EXAMINER INITIAL AL AN AN AN AN AN AN AN AN	PRADEMARKO	AD										
AG AH AH AI		AE										
AH AI AJ AJ AK FOREIGN PATENT DOCUMENTS EXAMINER INITIAL AL AL AM AN AN AN AN AN AN AN AN AN		AF										
AJ AK FOREIGN PATENT DOCUMENTS EXAMINER INITIAL AL DOCUMENT NUMBER DATE COUNTRY CLASS SUB-CLASS TRANSLATION Yes No Yes No AN AN AN AN AN THER (Including Author, Title, Date, Pertinent Pages, etc.) Catalasan et al., U.S. Patent Appl. No. 10/697,079, filed October 31, 2003, entitled "Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. AT Catalasan et al., U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. EXAMINER EXAMINER EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to Applicant.		AG										
AJ AK AK BYEN FOREIGN PATENT DOCUMENTS EXAMINER INITIAL AL AL AM AM AM AN AN AN AN AN AP CIASS SUB-CLASS TRANSLATION No No No No No No No No No		АН										
EXAMINER INITIAL AL AN AN AN AN AN AR AT Catalasan et al., U.S. Patent Appl. No. 10/697,289, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. EXAMINER EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		Al										
EXAMINER INITIAL DOCUMENT NUMBER DATE COUNTRY CLASS SUB-CLASS TRANSLATION Yes No No Yes AM AN		AJ										
EXAMINER INITIAL AL AL AN AN AN AN AO OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Catalasan et al., U.S. Patent Appl. No. 10/697,079, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. AT 1 Catalasan et al., U.S. Patent Appl. No. 10/697,289, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 57 pages. EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		AK										
AL DOCUMENT NUMBER DATE COUNTRY CLASS SUB-CLASS TRANSLATION AL SUB-CLASS TRANSLATION Yes No Y		<u></u>		FOREIGN I	PATEN	T DOCUMENTS			1	T		
AM No Yes AN No No AO No AP OTHER (Including Author, Title, Date, Pertinent Pages, etc.) AR 1 Catalasan et al., U.S. Patent Appl. No. 10/697,079, filed October 31, 2003, entitled "Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. AS 1 Catalasan et al., U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. AT 1 Catalasan et al., U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		ľ	DOCUMENT NUMBER	DAT	E	COUNTRY	c	CLASS	SUB-CLASS			
AN Yes No Yes No AN Per No AN Per No AN		AL										
AN Yes No Yes No AO THER (Including Author, Title, Date, Pertinent Pages, etc.) OTHER (Including Author, Title, Date, Pertinent Pages, etc.) AR 1 Catalasan et al., U.S. Patent Appl. No. 10/697,079, filed October 31, 2003, entitled "Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. AS 1 Catalasan et al., U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. AT 1 Catalasan et al., U.S. Patent Appl. No. 10/697,289, filed October 31, 2003, entitled "Cupling Of Signals Between Adjacent Functional Blocks In An Integrated Circuit Chip," 77 pages. EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		ΔM								Yes		
AO AP OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Catalasan et al., U.S. Patent Appl. No. 10/697,079, filed October 31, 2003, entitled "Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. AS Catalasan et al., U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. AT Catalasan et al., U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method Circuit Chip," 53 pages. Catalasan et al., U.S. Patent Appl. No. 10/697,289, filed October 31, 2003, entitled "Coupling Of Signals Between Adjacent Functional Blocks In An Integrated Circuit Chip," 77 pages. EXAMINER EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		 										
AP OTHER (Including Author, Title, Date, Pertinent Pages, etc.) AR Catalasan et al., U.S. Patent Appl. No. 10/697,079, filed October 31, 2003, entitled "Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. Catalasan et al., U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. AT Catalasan et al., U.S. Patent Appl. No. 10/697,289, filed October 31, 2003, entitled "Coupling Of Signals Between Adjacent Functional Blocks In An Integrated Circuit Chip," 77 pages. EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		AN								No		
AR 1 Catalasan et al., U.S. Patent Appl. No. 10/697,079, filed October 31, 2003, entitled "Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. AS 1 Catalasan et al., U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. AT 1 Catalasan et al., U.S. Patent Appl. No. 10/697,289, filed October 31, 2003, entitled "Method Circuit Chip," 53 pages. EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		AO										
AR 1 Catalasan et al., U.S. Patent Appl. No. 10/697,079, filed October 31, 2003, entitled "Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. Catalasan et al., U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. AT 1 Catalasan et al., U.S. Patent Appl. No. 10/697,289, filed October 31, 2003, entitled "Coupling Of Signals Between Adjacent Functional Blocks In An Integrated Circuit Chip," 77 pages. EXAMINER DATE CONSIDERED EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		AP										
AR 1 Catalasan <i>et al.</i> , U.S. Patent Appl. No. 10/697,079, filed October 31, 2003, entitled "Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 54 pages. AS 1 Catalasan <i>et al.</i> , U.S. Patent Appl. No. 10/697,889, filed October 31, 2003, entitled "Method For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. AT 1 Catalasan <i>et al.</i> , U.S. Patent Appl. No. 10/697,289, filed October 31, 2003, entitled "Coupling Of Signals Between Adjacent Functional Blocks In An Integrated Circuit Chip," 77 pages. EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.			OTHER (Inclu	ding Auth	or. Titl	_ e. Date. Pertinent	Pages, e	tc.)		110		
AS 1 For Manufacturing A Memory Cell For Modification Of Revision Identifier In An Integrated Circuit Chip," 53 pages. AT 1 Catalasan <i>et al.</i> , U.S. Patent Appl. No. 10/697,289, filed October 31, 2003, entitled "Coupling Of Signals Between Adjacent Functional Blocks In An Integrated Circuit Chip," 77 pages. EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.	Catalasan <i>et al.</i> , U.S. Patent Appl. No. 10/697,079, filed Oc								ctober 31, 2003, entitled "Memory d Circuit Chip," 54 pages.			
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		AS 1 For Manufacturing A Memory Cell For Modification Of Revision Identifier In A								tled "Method Integrated		
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.		AT.	Catalasan et al Of Signals Betv	., U.S. Pate ween Adjac	ent App ent Fu	ol. No. 10/697,289, nctional Blocks In	, filed Octo An Integra	ober 3 ated C	1, 2003, enti ircuit Chip,"	tled "Coupling 77 pages.		
and not considered. Include copy of this form with next communication to Applicant.	EXAMINER	J					DA	ATE CO	NSIDERED			
and not considered. Include copy of this form with next communication to Applicant.	EXAMINER: Initi	al if refere	ence considered, whether o	r not citation is	s in conf	ormance with MPEP 60	9. Draw line	e throug	h citation if not	in conformance		
/34418 1 H H	and not considere	ed. Includ	e copy of this form with nex	kt communicat	tion to A	oplicant.						